

* Course Contents :

- Logic families and its characteristics.
- Encoder / Decoder
- Multiplexer / Demultiplexer ? Combinational logic circuits
- Sequential logic circuit \Rightarrow flipflop
- counters
- Shift Registers

* Types of logic families : (Based on its Basic elements)

- TTL (transistor - Transistor Logic)
 - Basic element BJT ($0 \rightarrow 5V$)
- ECL (Emitter coupled Logic)
 - Basic element BJT (negative Power-supply)
- CMOS (Complementary MOS (Metal-oxide-semiconductor))
 - Basic element \Rightarrow Both PMOS, NMOS

* Integrated circuits (ICs)

- SSI (Small Scale Integration)

12 gate / chip

- MSI (medium scale Integration)

12 ~ 99 gate / chip

- LSI (large scale Integration)

1000 gate / chip

- VLSI (very-large scale Integration)

100,000 gate / chip

⇒ More development chips ⇒ faster, cheaper

⇒ 7400, NAND, 4 gate / chip

* Subfamily TTL

* Low Power

* Fast TTL

* Advanced TTL As TTL

* ALs TTL

(Advanced Low Power schotIky)

SN 74 ALS XXX A
TTL family type

74 → IC Max Temp.
0 → 70°

74f → TTL

74_{CMOS} → CMOS

54 → TTL used for → military applications

(max temp. 55° → 125°)

(SN)

→ manufacture ساخته،

- SN → Texas instrument

- S → signetics

- DM → national instrument

(A)

→ اجزاء

(Package نوع)

شلول شلول

N → Plastic - dual - in - line

W → Ceramic Package

(XXX)


→ IC دل

138

gate دل نوع

* 7400 (NAND Gate)

fundamental (Basic) TTL



Totem-Pole NAND gate

Q_1 → Multi-emitter transistor

Q_3, Q_4 → Totem Pole transistors

Q_2 → control of Q_3 & Q_4

$$(*) \quad A = 0 \quad B = 0$$

$$Q_1 \rightarrow \text{ON} \quad (\text{Saturation stat}) \rightarrow V_{CE1} = 0.2 \text{ V}$$

$$Q_2 \rightarrow \text{off}$$

current flow through Q_3 to V_{out}

$$Q_3 \rightarrow \text{ON}$$

$$Q_4 \rightarrow \text{off} \quad (\text{No Base current})$$

$$\begin{aligned} * V_o &= V_{CC} - V_R - V_{Sat} - V_{D1} = V_{CC} - I \cdot (130 \Omega) - V_{D1} - V_{CE, \text{sat}} \\ &\approx 3.4 \text{ V} \quad (\text{Logic high}) \end{aligned}$$

$$(*) \quad \begin{array}{l} A \rightarrow \text{high}, B \rightarrow \text{low} \\ \text{or} \\ A \rightarrow \text{Low}, B \rightarrow \text{high} \end{array} \quad \left. \begin{array}{l} \text{Same analysis as the previous} \\ \text{stat} \end{array} \right\}$$

- Note: $D_2, D_3 \Rightarrow$ protection from high negative voltage

$$(*) \quad A \rightarrow \text{high}, B \rightarrow \text{high}$$

$$Q_2 \rightarrow \text{ON} \quad (\text{Saturation stat}) \quad V_{CE2} \rightarrow 0.2 \text{ V}$$

$$Q_4 \rightarrow \text{ON}, Q_3 \rightarrow \text{off}$$

- Q_3 needs $V_{B3} > 1.4 \text{ V}$ ($V_{BE3} + V_{D1}$) to be ON
 \downarrow around 1V

$$* \quad V_o = V_{CE4} = 0.2 \text{ V} \quad (\text{low state})$$

note:

$D_1 \rightarrow$ Makes only one of " Q_3, Q_4 " $\rightarrow \text{ON}$ while the other one $\rightarrow \text{off}$